

# 12-Bit Serial Daisy-Chain CMOS D/A Converter

**DAC8143** 

#### **FEATURES**

Fast, Flexible, Microprocessor Interfacing in Serially Controlled Systems

Buffered Digital Output-Pin for Daisy-Chaining Multiple DACs

Minimizes Address-Decoding in Multiple DAC

Systems—Three Wire Interface for Any Number of DACs

**One Data Line** 

One CLK Line

One Load Line

Improved Resistance to ESD

 -40°C to +85°C for the Extended Industrial Temperature Range

Available in Die Form

#### **APPLICATIONS**

Multiple-Channel Data Acquisition Systems Process Control and Industrial Automation Test Equipment Remote Microprocessor-Controlled Systems

#### **GENERAL INFORMATION**

The DAC 8143 is a 12-bit serial-input daisy-chain CM OS D/A converter, which features serial data input and buffered serial data output. It was designed for multiple serial DAC systems, where serially daisy-chaining one DAC after another is greatly simplified.

The DAC 8143 also minimizes address decoding lines enabling simpler logic interfacing. It allows 3-wire interface for any number of DACs: one data line, one CLK line, and one load line.

Serial data in the input register (M SB first) is sequentially clocked out to the SRO pin as the new data word (M SB first) is simultaneously clocked in from the SRI pin. The strobe inputs are used to clock in/out data on the rising or falling (user selected) strobe edges (ST B<sub>1</sub>, ST B<sub>2</sub>, ST B<sub>3</sub>, ST B<sub>4</sub>).

When the shift register's data has been updated, the new data word is transferred to the DAC register with use of  $\overline{LD}_1$  and  $\overline{LD}_2$  inputs.


Separate LOAD control inputs allow simultaneous output updating of multiple DACs. An asynchronous CLEAR input resets the DAC register without altering data in the input register.

Improved linearity and gain error performance permits reduced circuit parts count through the elimination of trimming components. Also, fast interface timing reduces timing design consideration while minimizing microprocessor wait states.

### REV. B


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### **FUNCTIONAL BLOCK DIAGRAM**



The DAC 8143 is available in standard cerdip and plastic packages that are compatible with auto-insertion equipment. Cerdip and plastic packages devices come in the extended industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

#### **MULTIPLE DAC8143s WITH 3-WIRE INTERFACE**



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# **DAC8143- SPECIFICATIONS**

# **ELECTRICAL CHARACTERISTICS** (@ V<sub>DD</sub> = +5 V; V<sub>REF</sub> = +10 V; V<sub>OUT1</sub> = V<sub>OUT2</sub> = V<sub>AGND</sub> = V<sub>DGND</sub> = 0 V; T<sub>A</sub> = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
STATIC ACCURACY Resolution Nonlinearity <sup>1</sup>	N IN L	D A C 8143A/E	12		±1/2	Bits LSB
Differential Nonlinearity <sup>2</sup>	DNL	D A C 8143F D A C 8143A /E D A C 8143F			±1 ±1/2 ±1	LSB LSB LSB
Gain Error <sup>3</sup>	G <sub>FSE</sub>	T <sub>A</sub> = +25°C DAC 8143A/E DAC 8143F T <sub>A</sub> = Full Temperature Range (All Grades)			±1 ±2 ±2	LSB LSB LSB
G ain T empco (ΔG ain/ΔT emp) <sup>4</sup> Power Supply Rejection Ratio (ΔG ain/ΔV <sub>DD</sub> ) Output L eakage C urrent <sup>5</sup>	T C <sub>GFS</sub> PSRR I <sub>LKG</sub>	$\Delta V_{DD} = \pm 5\%$ $T_A = +25^{\circ}C$ $T_A = Full Temperature Range DAC8143A$		±0.0006	±5 5 ±0.002 ±5 ±100	ppm/°C %/% nA nA
Zero Scale Error <sup>6, 7</sup>	l <sub>zse</sub>	DAC 8143E/F $T_A = +25^{\circ}C$ $T_A = Full T emperature Range$ DAC 8143A		±0.002 ±0.05	$\pm 25$	nA LSB
Input Resistance <sup>B</sup>	R <sub>IN</sub>	DAC8143E/F V <sub>REF</sub> Pin	7	$\pm 0.01$	±0.15 15	LSB kΩ
AC PERFORM ANCE Output Current Settling Time <sup>4, 9</sup> AC Feedthrough Error	t <sub>s</sub>			0.380	1	μѕ
(V <sub>REF</sub> to I <sub>OUT1</sub> ) <sup>4, 10</sup> Digital-to-Analog G litch Energy <sup>4, 11</sup> Total H armonic Distortion <sup>4</sup>	FT Q THD	$V_{REF} = 20 \text{ V p-p } \textcircled{0} \text{ f} = 10 \text{ kHz}, T_A = +25 ^{\circ}\text{C}$ $V_{REF} = 0 \text{ V}, I_{OUT} \text{ Load} = 100 \Omega, C_{EXT} = 13 \text{ pF}$ $V_{REF} = 6 \text{ V rms} \textcircled{0} 1 \text{ kHz}$			2.0 20	mV p-p nVs
Output Noise Voltage Density <sup>4, 12</sup>	e <sub>n</sub>	DAC Register Loaded with AII 1s 10 Hz to 100 kHz Between R <sub>FB</sub> and I <sub>OUT</sub>			-92 13	dB nV/√Hz
DIGITAL INPUTS/OUTPUT Digital Input HIGH Digital Input LOW Input Leakage Current <sup>13</sup> Input Capacitance Digital Output High Digital Output Low	V <sub>IH</sub> V <sub>IL</sub> I <sub>IN</sub> C <sub>IN</sub> V <sub>OH</sub> V <sub>OL</sub>	$V_{IN} = 0 \text{ V to } +5 \text{ V}$ $V_{IN} = 0 \text{ V}$ $I_{OH} = -200 \mu\text{A}$ $I_{OL} = 1.6 \text{ mA}$	4	2.4	0.8 ±1 8	V V μΑ pF V
ANALOG OUTPUTS Output Capacitance <sup>4</sup> Output Capacitance <sup>4</sup>	C <sub>OUT1</sub> C <sub>OUT2</sub> C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = AII 1s Digital Inputs = AII 0s Digital Inputs = AII 0s Digital Inputs = AII 1s			90 90 60 60	pF pF pF pF
TIMING CHARACTERISTICS <sup>4</sup> Serial Input to Strobe Setup Times (t <sub>STB</sub> = 80 ns)	t <sub>DS1</sub> t <sub>DS2</sub> t <sub>DS3</sub>	ST B <sub>1</sub> U sed as the Strobe ST B <sub>2</sub> U sed as the Strobe ST B <sub>3</sub> U sed as the Strobe $T_A = +25^{\circ}C$ $T_A = Full T emperature Range$ ST B <sub>4</sub> U sed as the Strobe	50 20 10 20 20			ns ns ns ns
Serial Input to Strobe Hold Times	t <sub>DH1</sub> t <sub>DH2</sub>	ST B $_1$ U sed as the Strobe T $_A$ = +25°C T $_A$ = F ull T emperature Range ST B $_2$ U sed as the Strobe T $_A$ = +25°C T $_A$ = F ull T emperature Range	40 50 50 60			ns ns ns ns
(t <sub>STB</sub> = 80 ns)	t <sub>DH3</sub> t <sub>DH4</sub>	ST B $_{\rm 3}$ U sed as the Strobe ST B $_{\rm 4}$ U sed as the Strobe	80 80			ns ns

-2- REV. B

# **ELECTRICAL CHARACTERISTICS** @ V<sub>DD</sub> = +5 V; V<sub>REF</sub> = +10 V; V<sub>OUT1</sub> = V<sub>OUT2</sub> = V<sub>AGND</sub> = 0 V; T<sub>A</sub> = Full

Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.

				DAC 8143	3	
Parameter	Symbol	Conditions	Min	Тур	Max	Units
STB to SRO Propagation Delay <sup>14</sup>		$T_A = +25^{\circ}C$			220	ns
	t <sub>PD</sub>	$T_A = Full Temperature Range$			300	ns
SRI Data Pulse Width	t <sub>sri</sub>		100			ns
$STB_1$ Pulse Width $(\overline{STB}_1 = 80 \text{ ns})^{15}$	t <sub>STB1</sub>		80			ns
$STB_2$ Pulse Width $(\overline{STB_2} = 100 \text{ ns})^{15}$	t <sub>STB2</sub>		80			ns
$STB_3$ Pulse Width $(\overline{STB_3} = 80 \text{ ns})^{15}$	t <sub>STB3</sub>		80			ns
$STB_4$ Pulse Width $(\overline{STB_4} = 80 \text{ ns})^{15}$	t <sub>STB4</sub>		80			ns
L oad Pulse Width	$t_{LD1}$ , $t_{LD2}$	$T_A = +25$ °C	140			ns
		$T_A = Full Temperature Range$	180			ns
LSB Strobe into Input Register						
to Load DAC Register Time	t <sub>ASB</sub>		0			ns
CLR Pulse Width	t <sub>CLR</sub>		80			ns
POWER SUPPLY						
Supply Voltage	$V_{DD}$		4.75	5	5.25	V
11,3		All Digital Inputs = V <sub>IH</sub> or V <sub>II</sub>			2	mA
Supply Current	I <sub>DD</sub>	All Digital Inputs = 0 V or V <sub>DD</sub>			0.1	mA
		Digital Inputs = 0 V or V <sub>DD</sub>				
Power Dissipation	P <sub>D</sub>	5 V × 0.1 mA			0.5	mW
·	_	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub>				
		5 V × 2 mA			10	mW

#### NOTES

Specifications subject to change without notice.

REV. B -3-

 $<sup>^{1}\</sup>pm1/2$  LSB =  $\pm0.012\%$  of full scale.

<sup>&</sup>lt;sup>2</sup>All grades are monotonic to 12-bits over temperature.

<sup>&</sup>lt;sup>3</sup>U sing internal feedback resistor.

<sup>&</sup>lt;sup>4</sup>Guaranteed by design and not tested.

<sup>&</sup>lt;sup>5</sup>Applies to  $I_{OUT1}$ ; all digital inputs =  $V_{IL}$ ,  $V_{REF}$  = +10 V; specification also applies for  $I_{OUT2}$  when all digital inputs =  $V_{IH}$ .  ${}^{6}V_{REF}$  = +10 V, all digital inputs = 0 V.

<sup>&</sup>lt;sup>7</sup>C alculated from worst case  $R_{REF}$ :  $I_{ZSE}$  (in LSBs) =  $(R_{REF} \times I_{LKG} \times 4096) N_{REF}$ .

<sup>&</sup>lt;sup>8</sup>A bsolute temperature coefficient is less than +300 ppm/°C.

 $<sup>^{9}</sup>l_{OUT}$ , Load = 100  $\Omega$ .  $C_{EXT}$  = 13 pF, digital input = 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V. Extrapolated to 1/2 LSB: ts = propagation delay ( $t_{PD}$ ) +9 $\tau$ , where  $\tau$  equals measured time constant of the final RC decay.

<sup>&</sup>lt;sup>10</sup>All digital inputs = 0 V.

 $<sup>^{11}</sup>V_{REF} = 0 \text{ V}$ , all digital inputs = 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.

 $<sup>^{12}</sup>$ C alculations from  $e_n = \sqrt{4K \ TRB}$  where:


 $K = Boltzmann constant, J/^{\circ}KR = resistance \Omega$ 

T = resistor temperature,  ${}^{\circ}K$  B = bandwidth, Hz  ${}^{13}$ Digital inputs are CM OS gates;  $I_{1N}$  typically 1 nA at +25 ${}^{\circ}C$ .

 $<sup>^{14}</sup>$ M easured from active strobe edge (STB) to new data output at SRO; C  $_{L}$  = 50 pF .

<sup>&</sup>lt;sup>15</sup>M inimum low time pulse width for ST B<sub>1</sub>, ST B<sub>2</sub>, and ST B<sub>4</sub>, and minimum high time pulse width for ST B<sub>3</sub>.

#### **DICE CHARACTERISTICS**



DIE SIZE 0.099 x 0.107 inch, 10,543 sq. mils (2.51 x 2.72 mm, 6.83 sq. mm)

1. I <sub>OUT1</sub>	9. LD <sub>2</sub>
2. I <sub>OUT2</sub>	10. STB <sub>3</sub>
3. AGND	11. STB <sub>4</sub>
4. STB <sub>1</sub>	12. DGND
5. LD <sub>1</sub>	13. CLR
6. SR0	14. V <sub>DD</sub> (SUBSTRATE)
7. SRI	15. V <sub>REF</sub>

SUBSTRATE (DIE BACKSIDE) IS INTERNALLY CONNECTED TO  $V_{\rm DD}$  FOR ADDITIONAL DICE INFORMATION, REFER TO 1990/91 DATABOOK, SECTION 2.

16. R<sub>FB</sub>

## **WAFER TEST LIMITS** at $V_{DD} = +5 \text{ V}$ ; $V_{REF} = +10 \text{ V}$ ; $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0 \text{ V}$ , $T_A = +25^{\circ}\text{C}$ .

Parameter	Symbol	Conditions	DAC8143G Limits	Units
STATIC ACCURACY Resolution Integral Nonlinearity Differential Nonlinearity Gain Error Power Supply Rejection Ratio Output Leakage Current (I <sub>OUT1</sub> )	N INL DNL G <sub>FSE</sub> PSRR I <sub>LKG</sub>	U sing Internal F eedback R esistor ΔV <sub>DD</sub> = fl5% D igital Inputs = V <sub>IL</sub>	12 ±1 ±1 ±2 ±0.002	Bits min LSB max LSB max LSB max %/% max nA max
REFERENCE INPUT Input Resistance	R <sub>IN</sub>	V <sub>REF</sub> pad	7/15	kΩ min/max
DIGITAL INPUTS/OUTPUT Digital Input HIGH Digital Input LOW Input Leakage Current Digital Output HIGH Digital Output LOW	V <sub>IH</sub> V <sub>IL</sub> I <sub>IL</sub> V <sub>OH</sub> V <sub>OL</sub>	$V_{IN} = 0 \text{ V to } V_{DD}$ $I_{OH} = -200 \mu A$ $I_{OL} = 1.6 \text{ mA}$	2.4 0.8 ±1 4 0.4	V min V max µA max V min V max
POWER SUPPLY Supply Current	I <sub>DD</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Digital Inputs = 0 V or V <sub>DD</sub>	2.0 0.1	mA max mA max

8. STB<sub>2</sub>

#### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. C onsult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC 8143 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. B

#### **ABSOLUTE MAXIMUM RATINGS**

 $(T_A = +25$ °C, unless otherwise noted.)

V <sub>DD</sub> to DGND+17 V
V <sub>REF</sub> to DGND±25 V
$V_{RFB}$ to DGND±25 V
AGND to DGND $V_{DD} + 0.3 V$
DGND to AGND $V_{DD} + 0.3 V$
Digital Input Voltage Range0.3 V to V <sub>DD</sub>
Output Voltage (Pin 1, Pin 2)0.3 V to V <sub>DD</sub>
Operating Temperature Range
AQ Version55°C to +125°C
EQ/FP/FS Versions40°C to +85°C
Junction T emperature +150°C
Storage T emperature65°C to +150°C
Lead Temperature (Soldering, 60 sec) +300°C

Package Type	θ <sub>JA</sub> <sup>1</sup>	θјс	Units
16-Pin H ermetic DIP (Q)	94	12	°C /W
16-Pin Plastic DIP (P)	76	33	°C /W
16-Pin SOL (S)	92	27	°C /W


#### NOTE

#### **CAUTION**

- Do not apply voltage higher than V<sub>DD</sub> or less than DGND potential on any terminal except V<sub>REF</sub> (Pin 15) and R<sub>FB</sub> (Pin 16).
- The digital control inputs are Zener-protected; however, permanent damage may occur on unprotected units from high energy electrostatic fields. K eep units in conductive foam at all times until ready to use.
- 3. Use proper antistatic handling procedures.
- 4. Absolute M aximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device.

#### **PIN CONNECTIONS**

#### 16-Pin Epoxy DIP (P Suffix), 16-Pin Cerdip (Q Suffix) 16-Pin SOL (S Suffix)



#### ORDERING INFORMATION<sup>1</sup>

Model	Nonlinearity	Gain Error	Temperature Range	Package Description
DAC 8143AQ	±1/2 LSB	±1 L SB	-55°C to +125°C	16-L ead C erdip
DAC 8143AQ/883 <sup>2</sup>	±1/2 LSB	±1 L SB	-55°C to +125°C	16-L ead C erdip
DAC 8143EQ	±1/2 LSB	±1 L SB	-40°C to +85°C	16-L ead C erdip
DAC 8143FP	±1 LSB	±2 L SB	-40°C to +85°C	16-L ead Plastic DIP
DAC 8143FS <sup>3</sup>	±1 LSB	±2 L SB	-40°C to +85°C	16-L ead SOL

NOTES

<sup>1</sup>Burn-in is available on commercial and industrial temperature range parts in cerdip and plastic DIP.


REV. B -5-

 $<sup>^1\</sup>theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for cerdip and P-DIP packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SOL package.


<sup>&</sup>lt;sup>2</sup>For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

<sup>&</sup>lt;sup>3</sup>For availability and burn-in information on SO and PLCC packages, contact your local sales office.


# **DAC8143 - Typical Performance Characteristics**




Multiplying Mode Frequency Response vs. Digital Code




Multiplying Mode Total Harmonic Distortion vs. Frequency




Supply Current vs. Logic Input Voltage




Linearity Error vs. Digital Code




Linearity Error vs. Reference Voltage



Logic Threshold Voltage vs. Supply Voltage



DNL Error vs. Reference Voltage



Digital Output Voltage vs. Output Current

-6- REV. B

### SPECIFICATION DEFINITIONS RESOLUTION

The resolution of a DAC is the number of states (2<sup>n</sup>) that the full-scale range (FSR) is divided (or resolved) into, where "n" is equal to the number of bits.

#### **SETTLING TIME**

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e., zero to full-scale.

#### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{RFF}$  input voltage when all digital inputs are HIGH.

#### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from  $V_{\text{REF}}$  to output. Feedthrough error limits are specified with all switches off.

#### **OUTPUT CAPACITANCE**

Capacitance from  $I_{OUT1}$  to ground.

#### **OUTPUT LEAKAGE CURRENT**

Current appearing at  $I_{OUT1}$  when all digital inputs are LOW, or at  $I_{OUT2}$  terminal when all inputs are HIGH.

#### **GENERAL CIRCUIT INFORMATION**

The DAC 8143 is a 12-bit serial-input, buffered serial-output, multiplying CM OS D/A converter. It has an R-2R resistor ladder network, a 12-bit input shift register, 12-bit DAC register, control logic circuitry, and a buffered digital output stage.

The control logic forms an interface in which serial data is loaded, under microprocessor control, into the input shift register and then transferred, in parallel, to the DAC register. In addition, buffered serial output data is present at the SRO pin when input data is loaded into the input register. This buffered data follows the digital input data (SRI) by 12 clock cycles and is available for daisy-chaining additional DACs.


An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.

A simplified circuit of the DAC 8143 is shown in Figure 1. An inversed R-2R ladder network consisting of silicon-chrome, thin-film resistors, and twelve pairs of NM OS current-steering switches. These switches steer binarily weighted currents into

either  $I_{OUT1}$  or  $I_{OUT2}$ . Switching current to  $I_{OUT1}$  or  $I_{OUT2}$  yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at  $V_{REF}$  equal to R (typically 11 k $\Omega$ ). The  $V_{REF}$  input may be driven by any reference voltage or current, ac or dc, that is within the limits stated in the Absolute M aximum R atings chart.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It was essential to design these switches such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of  $10~\Omega,$  switch 2 for  $20~\Omega,$  etc., a constant 5 mV drop would then be maintained across each switch.

To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. The Simplified DAC Circuit, Figure 1, shows the location of these switches. These series switches are equivalently scaled to two times switch 1 (MSB) and top switch 12 (LSB) to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or  $R_{\rm FEEDBACK}$  (such as incoming inspection),  $V_{\rm DD}$  must be present to turn "ON" these series switches.



DIGITAL INPUTS (SWITCHES SHOWN FOR DIGITAL INPUTS "HIGH")

\* THESE SWITCHES PERMANENTLY "ON"

Figure 1. Simplified DAC Circuit

REV. B -7-

#### **ESD PROTECTION**

The DAC 8143 digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.

Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

These protection diodes were designed to clamp the inputs well below dangerous levels during static discharge conditions.




Figure 2. Digital Input Protection

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figures 3 and 4 show equivalent circuits for the DAC 8143's internal DAC with all bits LOW and HIGH, respectively. The reference current is switched to  $I_{\text{OUT2}}$  when all data bits are LOW, and to  $I_{\text{OUT1}}$  when all bits are HIGH. The  $I_{\text{LEAKAGE}}$  current source is the combination of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1-bit current drain through the ladder's terminating resistor.

O utput capacitance is dependent upon the digital input code. T his is because the capacitance of a M OS transistor changes with applied gate voltage. T his output capacitance varies between the low and high values.

#### **DYNAMIC PERFORMANCE**

#### **ANALOG OUTPUT IMPEDANCE**

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $I_{OUT1}$  terminal, varies between  $11~\mathrm{k}\Omega$  (the feedback resistor alone when all digital input are LOW) and  $7.5~\mathrm{k}\Omega$  (the feedback resistor in parallel with approximately  $30~\mathrm{k}\Omega$  of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.




Figure 3. DAC8143 Equivalent Circuit (All Inputs LOW)




Figure 4. DAC8143 Equivalent Circuit (All Inputs HIGH)

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the DAC 8143. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifiers feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high speed amplifiers are:

- 1. Phase compensation (see Figures 7 and 8).
- 2. Power supply decoupling at the device socket and use of proper grounding techniques.

#### **OUTPUT AMPLIFIER CONSIDERATIONS**

When using high speed op amps, a small feedback capacitor (typically 5 pF - 30 pF) should be used across the amplifiers to minimize overshoot and ringing. For low speed or static

-8- REV. B

applications, ac specifications of the amplifier are not very critical. In high speed applications, slew rate, settling time, openloop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 5 and the equation:

$$V_{ERROR} = V_{OS} \left( 1 + \frac{R_{FB}}{R_O} \right)$$




Figure 5. Simplified Circuit

Where R<sub>0</sub> is a function of the digital code, and:

 $R_{\,0}=10~k\Omega$  for more than four bits of logic 1,

 $R_0 = 30 \text{ k}\Omega$  for any single bit of logic 1.

Therefore, the offset gain varies as follows: at code 0011 1111 1111,

$$V_{ERROR1} = V_{OS} \left( 1 + \frac{10 \, k\Omega}{10 \, k\Omega} \right) = 2 \, V_{OS}$$

at code 0100 0000 0000,


$$V_{ERROR2} = V_{OS} \left( 1 + \frac{10 \, \text{k} \Omega}{30 \, \text{k} \Omega} \right) = 4/3 \, V_{OS}$$

The error difference is  $2/3 V_{OS}$ .

Since one LSB has a weight (for  $V_{REF} = +10 \text{ V}$ ) of 2.4 mV for the DAC 8143, it is clearly important that  $V_{OS}$  be minimized, using either the amplifier's pulling pins, an external pulling network, or by selection of an amplifier with inherently low  $V_{OS}$ . Amplifiers with sufficiently low  $V_{OS}$  include PM I's OP77, OP97, OP97, OP27, and OP42.

#### INTERFACE LOGIC OPERATION

The microprocessor interface of the DAC 8143 has been designed with multiple STROBE and LOAD inputs to maximize interfacing options. Control signals decoding may be done on chip or with the use of external decoding circuitry (see Figure 12).



NOTES:
\*STROBE WAVEFORM IS INVERTED IF
STB<sub>3</sub>IS USED TO STROBE SERIAL DATA
BITS INTO INPUT REGISTER.
\*\*DATA IS STROBED INTO AND OUT OF
THE INPUT SHIFT REGISTER MSB FIRST.

Figure 6. Timing Diagram

Serial data is clocked into the input register and buffered output stage with ST  $B_1$ , ST  $B_2$ , or ST  $B_4$ . The strobe inputs are active on the rising edge.  $\overline{ST}B_3$  may be used with a falling edge clock data.

Serial data output (SRO) follows the serial data input (SRI) by 12 clocked bits.

Holding any STROBE input at its selected state (i.e., STB<sub>1</sub>, STB<sub>2</sub> or STB<sub>4</sub> at logic HIGH or STB<sub>3</sub> at logic LOW) will act to prevent any further data input.

When a new data word has been entered into the input register, it is transferred to the DAC register by asserting both LOAD inputs.

The  $\overline{\text{CLR}}$  input allows asynchronous resetting of the DAC register to 0000 0000 0000. This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to 0 V. In bipolar mode, the output will go to  $-V_{\text{RFF}}$ .

#### INTERFACE INPUT DESCRIPTION

STB<sub>1</sub> (Pin 4), STB<sub>2</sub> (Pin 8), STB<sub>4</sub> (Pin 11)—Input Register and Buffered Output Strobe. Inputs Active on Rising Edge. Selected to load serial data into input register and buffered output stage. See Table I for details.

STB<sub>3</sub> (Pin 10)—Input Register and Buffered Output Strobe Input. Active on Falling Edge. Selected to load serial data into input register and buffered output stage. See Table I for details.

LD<sub>1</sub> (Pin 5), LD<sub>2</sub> (Pin 9)—Load DAC Register Inputs. Active Low. Selected together to load contents of input register into DAC register.

CLR (Pin 13)—Clear Input. Active Low. Asynchronous. When LOW, 12-bit DAC register is forced to a zero code (0000 0000 0000) regardless of other interface inputs.

Table I. DAC 8143 Truth Table

Input R	43 Logic II egister/ Output STB <sub>3</sub>		ol Inputs STB <sub>1</sub>	DAC Register	Contro	ol Inputs	DAC8143 Operation	Notes
0	1	0	<b>₹</b>	X	X	X X	Serial Data Bit Loaded from SRI	
0 <b>∮</b>	1 1	0	0 0	X	X	X X	into Input Register and Digital Output (SRO Pin) after 12 Clocked Bits.	2, 3
1 X X X	X 0 X X	X X 1 X	X X X 1				No Operation (Input Register and SRO)	3
				0	х	Х	Reset DAC Register to Zero Code (Code: 0000 0000 0000) (Asynchronous Operation)	1, 3
				1 1	1 X	X 1	No Operation (DAC Register and SRO)	3
				1	0	0	Load DAC Register with the Contents of Input Register	3

#### NOTES

-10- REV. B

<sup>&</sup>lt;sup>1</sup>CLR = 0 asynchronously resets DAC Register to 0000 0000 0000, but has no effect on Input Register.

<sup>&</sup>lt;sup>2</sup>Serial data is loaded into I nput Register M SB first, on edges shown. ∮ is positive edge, ₹ is negative edge.

 $<sup>^{3}</sup>$ 0 = Logic LOW, 1 = Logic HIGH, X = Don't Care.

# APPLICATIONS INFORMATION UNIPOLAR OPERATION (2-QUADRANT)

The circuit shown in Figures 7 and 8 may be used with an ac or dc reference voltage. The circuit's output will range between 0 V and  $\pm 10(4095/4096)$  V depending upon the digital input code. The relationship between the digital input and the analog output is shown in Table II. The  $V_{\text{REF}}$  voltage range is the maximum input voltage range of the op amp or  $\pm 25$  V, whichever is lowest.




Figure 7. Unipolar Operation with High Accuracy Op Amp (2-Quadrant)




Figure 8. Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

In many applications, the DAC 8143's zero scale error and low gain error, permit the elimination of external trimming components without adverse effects on circuit performance.

For applications requiring a tighter gain error than 0.024% at 25°C for the top grade part, or 0.048% for the lower grade part, the circuit in Figure 8 may be used. Gain error may be trimmed by adjusting  $R_1$ .

The DAC register must first be loaded with all 1s. R1 is then adjusted until  $V_{OUT} = -V_{REF}$  (4095/4096). In the case of an adjustable  $V_{REF}$ , R1 and  $R_{FEEDBACK}$  may be omitted, with  $V_{REF}$  adjusted to yield the desired full-scale output.

Table II. Unipolar Code Table

Digital Inp	out	Nominal Analog Output (V <sub>OUT</sub> as shown		
MSB	LSB	in Figures 7 and 8)		
1111 11	11 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$		
1000 00	00 0001	$-V_{REF}\left(\frac{2049}{4096}\right)$		
1000 00	00000	$-V_{REF} \left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$		
011111	11 1111	$-V_{REF}\left(\frac{2047}{4096}\right)$		
000000	000001	$-V_{REF}\left(\frac{1}{4096}\right)$		
000000	00000	$-V_{REF} \left( \frac{0}{4096} \right) = 0$		

NOTES

<sup>1</sup>N ominal full scale for the circuits of Figures 7 and 8 is given by

$$FS = -V_{REF} \left( \frac{4095}{4096} \right)$$

<sup>2</sup>N ominal LSB magnitude for the circuits of Figures 7 and 8 is given by

LSB = 
$$V_{REF} \left( \frac{1}{4096} \right)$$
 or  $V_{REF} (2^{-n})$ 

REV. B -11-




Figure 9. Bipolar Operation (4-Quadrant, Offset Binary)

#### **BIPOLAR OPERATION (4-QUADRANT)**

Figure 9 details a suggested circuit for bipolar, or offset binary operation. T able III shows the digital input-to-analog output relationship. T he circuit uses offset binary coding. T wo's complement code can be converted to offset binary by software inversion of the M SB or by the addition of an external inverter to the M SB input.

Resistor R3, R4, and R5 must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient match. M ismatching between R3 and R4 causes offset and full-scale error.

C alibration is performed by loading the DAC register with 1000 0000 0000 and adjusting R1 until  $V_{\text{OUT}}=0\ \text{V}$ . R1 and R2 may be omitted by adjusting the ratio of R3 to R4 to yield  $V_{\text{OUT}}=0\ \text{V}$ . Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and adjusting either the amplitude of  $V_{\text{REF}}$  or the value of R5 until the desired  $V_{\text{OUT}}$  is achieved.

#### **DAISY-CHAINING DAC8143s**

M any applications use multiple serial-input DACs that use numerous interconnecting lines for address decoding and data lines. In addition, they use some type of buffering to reduce loading on the bus. The DAC8143 is ideal for just such an application. It not only reduces the number of inter-connecting lines, but also reduces bus loading. The DAC8143 can be daisy-chained with only three lines: one data line, one CLK line, and one Load line, see Figure 10.

Table III. Bipolar (Offset Binary) Code Table

Digital Input MSB LSB	Nominal Analog Output (V <sub>OUT</sub> as shown in Figure 9)
1111 1111 1111	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000 0000 0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000 0000 0000	0
011111111111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000 0000 0001	$-V_{REF} \left( \frac{2047}{2048} \right)$
0000 0000 0000	$-V_{REF}\left(\frac{2048}{2048}\right)$

NOTES

<sup>1</sup>N ominal full scale for the circuits of Figure 9 is given by

$$FS = V_{REF} \left( \frac{2047}{2048} \right).$$

<sup>2</sup>N ominal L SB magnitude for the circuits of Figure 9 is given by

LSB = 
$$V_{REF}$$
  $\left(\frac{1}{2048}\right)$ .

-12- REV. B

#### ANALOG/DIGITAL DIVISION

The transfer function for the DAC 8143 connect in the multiplying mode as shown in Figures 7 and 8 is:

$$V_0 = -V_{1N} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots + \frac{A_{12}}{2^{12}} \right)$$

where  $A_{\,X}$  assumes a value of 1 for an "O N " bit and 0 for an "O F F " bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 11 and is:

$$V_0 = \begin{pmatrix} -V_{1N} \\ \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}} \end{pmatrix}$$

The above transfer function is the division of an analog voltage ( $V_{REF}$ ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON" the gain is 1 ( $\pm 1$  LSB). The gain becomes 4096 with the LSB, Bit 12, "ON".

#### **APPLICATION TIPS**

In most applications, linearity depends upon the potential of  $I_{OUT1,}\ I_{OUT2,}$  and AGND (Pins 1, 2 and 3) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 7 and 8). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $\pm 200\ \mu V$  (less than 10% of  $1\ LSB$ ).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The  $V_{\rm DD}$  power supply should have a low noise level with no transients greater than +17 V.

It is recommended that the digital inputs be taken to ground or  $V_{DD}$  via a high value (1 M  $\Omega$ ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital input pass through the transition region (see the Supply Current vs. Logic Input Voltage graph under the Typical Performance Characteristics). The supply current decreases as the input voltage approaches the supply rails ( $V_{DD}$  or DGND), i.e., rapidly slewing logic signals that settle very near the supply rails will minimize supply current.




Figure 10. Multiple DAC8143s with 3-Wire Interface




Figure 11. Analog/Digital Divider


REV. B -13-

#### **INTERFACING TO THE MC6800**

As shown in Figure 12, the DAC8143 may be interfaced to the 6800 by successively executing memory WRITE instruction while manipulating the data between WRITEs, so that each WRITE presents the next bit.

In this example, the most significant bits are found in memory locations 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the DB $_7$  line.

The serial data loading is triggered by STB<sub>4</sub> which is asserted by a decoded memory WRITE to a memory location,  $R/\overline{W}$ , and  $\Phi$ 2. A WRITE to another address location transfers data from input register to DAC register.



\* ANALOG CIRCUITRY OMITTED FOR SIMPLICITY


Figure 12. DAC8143—MC6800 Interface

#### DAC8143 INTERFACE TO THE 8085

The DAC 8143's interface to the 8085 microprocessor is shown in Figure 13. Note that the microprocessor's SOD line is used to present data serially to the DAC.

D ata is strobed into the DAC 8143 by executing memory write instructions. The strobe 2 input is generated by decoding an address location and  $\overline{WR}$ . Data is loaded into the DAC register with a memory write instruction to another address location.

Serial data supplied to the DAC 8143 must be present in the right-justified format in registers H and L of the microprocessor.



\* ANALOG CIRCUITRY OMITTED FOR SIMPLICITY

Figure 13. DAC8143—8085 Interface

#### DAC8143 INTERFACE TO THE 68000

Figure 14 shows the DAC 8143 configured to the 68000 microprocessor. Serial data input is similar to that of the 6800 in Figure 12.





Figure 14. DAC8143 to 68000 µP Interface

-14- REV. B


#### **OUTLINE DIMENSIONS**

Dimensions are shown in inches and (mm).


#### 16-Lead Plastic DIP (N-16)



#### 16-Lead Cerdip (Q-16)



#### 16-Lead SOL (R-16)



REV. B -15-